Abstract-To exploit the potential of multicore architectures, recent dense linear algebra libraries have used tile algorithms, which consist in scheduling a Directed Acyclic Graph (DAG) of tasks of fine granularity where nodes represent tasks, either panel factorization or update of a block-column, and edges represent dependencies among them. Although past approaches already achieve high performance on moderate and large square matrices, their way of processing a panel in sequence leads to limited performance when factorizing tall and skinny matrices or small square matrices. We present a new fully asynchronous method for computing a QR factorization on sharedmemory multicore architectures that overcomes this bottleneck. Our contribution is to adapt an existing algorithm that performs a panel factorization in parallel (named CommunicationAvoiding QR and initially designed for distributed-memory machines), to the context of tile algorithms using asynchronous computations. An experimental study shows significant improvement (up to almost 10 times faster) compared to stateof-the-art approaches. We aim to eventually incorporate this work into the Parallel Linear Algebra for Scalable Multi-core Architectures (PLASMA) library.
I. INTRODUCTION AND MOTIVATIONS
QR factorization is one of the major one-sided factorizations in dense linear algebra. Based on orthogonal transformations, this method is well known to be numerically stable and is a first step toward the resolution of least square systems [12] . We have recently developed a parallel tile QR factorization [7] as part of the Parallel Linear Algebra Software for Multi-core Architectures (PLASMA) project [3] . Tile algorithms in general provide fine granularity parallelism and standard linear algebra algorithms can then be represented as a Directed Acyclic Graph (DAG) where nodes represent tasks, either panel factorization or update of a block-column, and edges represent dependencies among them.
PLASMA Tile QR factorization has been benchmarked on two architectures [4] , a quad-socket quad-core machine Research reported here was partially supported by the NSF and Microsoft Research. based on an Intel Xeon processor and a SMP node composed of 16 dual-core Power6 processors. Table I and II report the parallel efficiency (the quotient of the division of the time spent in serial by the product of the time spent in parallel and the number of cores used) achieved with different squares matrix sizes on each architecture. PLASMA Tile QR factorization scales fairly well for large square matrices and up to the maximum number of cores available on those shared-memory machines, 16 and 32 cores on Intel and Power6, respectively. However, for small matrices, the parallel efficiency significantly decreases when the number of cores increases. For example, for matrix sizes lower than 1000, the efficiency is roughly at most 50% on Intel and Power6 with 16 cores. And this declines on Power6 with only a 6% parallel efficiency achieved on 32 cores for a matrix of size 500. The cores run out of work and stay idle most of the time. The significant decrease of efficiency is also explained by the sequential nature of the panel factorization which limits the opportunities for parallelism and generates load imbalance especially when processing small or tall and skinny (TS) matrices (of size m−by−n with m >> n) where a large proportion of the elapsed time is spent in those sequential panel factorizations. The purpose of this paper is to present a fully asynchronous method to compute a QR factorization of TS matrices on shared-memory multicore architectures. This new technique finds its root in combining the core concepts from the Tile QR factorization implemented in the PLASMA library and the Communication-Avoiding QR (CAQR) [9] algorithm introduced by Demmel et al. Initially designed for distributed-memory machines, CAQR factors general rectangular distributed matrices with a parallel panel factorization. Even if the present paper discusses algorithms for sharedmemory machines where communications are not explicit, multicore platforms often symbolize, at a smaller scale, a distributed-memory environment with a memory and/or cache hierarchy to benefit from memory locality in computer programs. Hence the relevance of using algorithms that limit the amount of communication in our context too. This paper is organized as follows. Section II presents the background work. Section III describes a new approach that combines algorithmic ideas from tile algorithms and the communication avoiding approaches. Section IV explains how the tasks from the resulting DAG are scheduled in parallel. In Section V, an experimental study shows the behavior of our algorithm on multicore architectures and compares it against existing numerical libraries. Finally, in Section VI, we conclude and present future work directions.
II. BACKGROUND
TS matrices are present in a variety of applications in linear algebra, e.g., in solving linear systems with multiple right-hand sides using block iterative methods by computing the QR factorization of a TS matrix [10] , [18] . But above all, TS matrices show up at each panel factorization step while performing one-sided factorization algorithms (QR, LU and Cholesky). The implementation of efficient algorithms handling such matrix shapes is paramount. In this section, we describe different algorithms for the QR factorization of TS matrices implemented in the state-of-the-art numerical linear algebra libraries.
A. LAPACK/ScaLAPACK QR factorization
Generally, a QR factorization of an m × n real matrix A is the decomposition of A as A = QR, where Q is an m × m real orthogonal matrix and R is an m × n real upper triangular matrix. QR factorization uses a series of elementary Householder matrices of the general form
T where v is a column reflector and τ is a scaling factor.
Regarding the block or block-partitioned algorithms as performed in LAPACK [5] or ScaLAPACK [6] respectively, nb elementary Householder matrices are accumulated within each panel and the product is represented as
Here V is a n × nb matrix in which columns are the vectors v, T is a nb × nb upper triangular matrix and nb is the block size. Although the panel factorization can be identified as a sequential execution that represents a small fraction of the total number of FLOPS performed (θ(n 2 )) FLOPS for a total of θ(n 3 )) FLOPS), the scalability of of block factorizations is limited on a multicore system. The parallelism is only exploited at the level of the BLAS routines for LAPACK or PBLAS routines for ScaLAPACK. This methodology complies a fork-join model since the execution flow of a block factorization represents a sequence of sequential operations (panel factorizations) interleaved with parallel ones (updates of the trailing submatrices).
B. Tile QR factorization (PLASMA-like factorization)
PLASMA Tile QR factorization [7] , [8] evolves from the block algorithms that provides high performance implementations for multicore system architectures. The algorithm is based on annihilating matrix elements by square tiles instead of rectangular panels as in LAPACK. PLASMA Tile QR algorithm relies on four primary operations developed by four computational kernels:
• CORE DGEQRT: this routine performs the QR factorization of a diagonal tile A kk of size nb × nb of the input matrix. It produces an upper triangular matrix R kk and a unit lower triangular matrix V kk containing the Householder reflectors. An upper triangular matrix T kk is also computed as defined by the WY technique [20] for accumulating the transformations. R kk and V kk are written on the memory area used for A kk while an extra work space is needed to store the structure T kk . The upper triangular matrix R kk , called reference tile, is eventually used to annihilate the subsequent tiles located below, on the same panel.
• CORE DTSQRT: this routine performs the QR factorization of a matrix built by coupling the reference tile R kk that is produced by CORE DGEQRT with a tile below the diagonal A ik . It produces an updated R kk factor, a matrix V ik containing the Householder reflectors and a matrix T ik resulting from accumulating the reflectors V ik .
• CORE DORMQR: this routine applies the transformations computed by CORE DGEQRT (V kk , T kk ) to a tile A kj located on the right side of the diagonal tile.
• CORE DTSSSMQR: this routine applies the reflectors V ik and the matrix T ik computed by CORE DTSQRT to two tiles A kj and A ij . Since the Tile QR factorization is also based on Householder reflectors that are orthogonal transformations, this factorization is stable. Figure 1 shows the first panel reduction applied on a 3-by-3 tile matrix. The triangular shapes located on the left side of the matrices correspond to the extra data structure needed to store the different T ij triangular matrices. The striped tiles represent the input dependencies for the trailing submatrix updates. The algorithm for general matrices, with MT tiles in row and NT tiles in column, is formulated in Algorithm 1. As of Figure 1 . Reduction of the first tile column.
Algorithm 1
Tile QR factorization (PLASMA-like factorization)
today, PLASMA implements Algorithm 1 through a given framework based on a static scheduling and discussed later in Section IV-A. In the rest of the paper, we will use the term PLASMA-like factorization to refer to any factorization based on Algorithm 1, without regard to the framework implementing it nor the scheduling mechanism used.
Although PLASMA achieves high performance on most types of matrices by implementing Algorithm 1 [4] , each panel factorization is still performed in sequence, which limits the performance when processing small or TS matrices (see results reported in Section I).
C. Parallel Panel Factorizations
The notion of splitting a column into separate pieces and performing reductions to the separate pieces in a recursive manner can be attributed to Morven Gentleman's early work on sparse matrices around mid 70s [11] . The idea of parallelizing the factorization of a panel was first developped by Pothen and Raghavan, to the best of our knowledge, in the late 1980s [19] . The authors implemented distributed orthogonal factorizations using Householder and Givens algorithms. Each panel is actually composed of one single column in their case. Their idea is to split the column into P pieces or subcolumns (if P is the number of processors) and to perform local factorizations from which they merge the resulting triangular factors, as explained in Algorithm 2.
Algorithm 2 Pothen and Raghavan's algorithm. Successively apply the three following steps over each column of the matrix: 1) Local factorization. Split the current column into P pieces (if P is the number of processors) and let each processor independently zeroes its subcolumn leading to a single non zero element per subcolumn. 2) Merge. Annihilate those nonzeros thanks to what they call a recursive elimination phase and that we name merging step for consistency with upcoming algorithms. This merging step is itself composed of log 2 (P ) stages. At each stage, processors cooperate pairwise to complete the transformation. After its element has been zeroed, a processor takes no further part in the merging step and remains idle until the end of that step. The processor whose element is updated continues with the next stage. After log 2 (P ) such stages, the only remaining nonzero is the diagonal element. All in all, the merging step can be represented as a binary tree where each node corresponds to a pairwise transformation. 3) Update. Update the trailing submatrix.
Demmel et al. [9] extended this work and proposed a class of QR algorithms that can perform the factorization of a panel (block-columns) in parallel, named CommunicationAvoiding QR (CAQR). Compared to Algorithm 2, steps 1 and 2 are performed on panels of several columns thanks to a new kernel, called TSQR (since a panel is actually a TS matrix). CAQR successively performs a TSQR factorization (local factorizations and merging procedures) over the panels of the matrix, applying the subsequent updates on the trailing submatrix after each panel factorization, as illustrated in Figure 3 . The panels are themselves split in block-rows, called domains, that are factorized independently (step 1) and then merged (step 2) using a binary tree strategy similar to the one of Pothen et al. Figure 2 illustrates TSQR's merging procedure(step 2). Initially, at stage k = 0, a QR factorization is performed on each domain. Then, at each stage k > 0 of the binary tree, the R factors are merged into pairs R i,k and R i+1,k and each pair formed that way is factorized. This is repeated until the final R (R 0,2 in Figure 2 ) is obtained. If the matrix is initially split in P domains, log 2 (P ) (the depth of the binary tree) stages are performed during the merge procedure. Demmel proved that TSQR and CAQR algorithms induce a minimum amount of communication (under certain conditions, see Section 17 Synchronization 1: Processors (or cores) that are no longer active in the merging step still have to wait the end of that merging step before initiating the computation related to the next panel.
In the next section, we present an asynchronous algorithm that overcomes these bottlenecks and enables look-ahead in the scheduling.
III. TILE CAQR (SP-CAQR)
In this section, we present a new algorithm that extends the Tile QR factorization (as implemented in PLASMA and described in Section II-B) by performing the factorization of a panel in parallel (based on the CAQR approach described in Section II-C). Furthermore, we adapt previous parallel panel factorization approaches [9] , [19] in order to enable a fully asynchronous factorization, which is critical to achieve high performance on multicore architectures. The name of our algorithm, Semi-Parallel Tile CAQR (SP-CAQR), comes from the degree of parallelism of its panel factorization, higher than PLASMA (that has a serial panel factorization) 1 . As CAQR, SP-CAQR decomposes the matrix in domains (block-rows). Within a domain, a PLASMA-like factorization (tile algorithm given in Algorithm 1) is performed. The domains are almost processed in an embarrassingly parallel fashion, from one to another.
First, a QR factorization is independently performed in each domain on the current panel (of a tile width), similarly to step 1 of Algorithm 2. Second, the corresponding updates Third and last, the final local R factors from each domain are merged based on the TSQR algorithm described in Section II-C and the corresponding block-row is again updated. This is the only time where a particular domain needs another one to advance in the computation. The merging procedure can also be performed as the factorization and update processes go (steps 1 and 2). Moreover, cores that no longer participate in the merging procedure can proceed right away with the computation of the next panel. Synchronization 1 is now released in our SP-CAQR approach which can potentially enable look-ahead in the scheduling. Two new kernels are used in this step for reducing a triangular tile on top of another triangular tile as well as applying the related updates. From that point on, we consider the matrices locally to their domain and we note them with three subscripts. For instance A p,i,j is the tile (or blockmatrix) at (local) block-row i and (local) block-column j in domain p. And we want to merge two domains, let us say p1 and p2. With these notations, here are the two new kernels:
• CORE DTTQRT: this routine performs the QR factorization of a matrix built by coupling the factor R p1,k,k from the domain p1 with the factor R p2,1,k from the domain p2. It produces an updated factor R p1,k,k , an upper triangular matrix V p2,1,k containing the House- Finally, Figure 5 unrolls the third and last panel factorization. A QR factorization is performed on the last tile of the first domain as well as on the entire panel of the second domain. The local R factors are then merged to produce the final R factor.
Algorithm 3 Semi-Parallel Tile CAQR (SP-CAQR)
nextM T = MT loc ; proot = 0 for k = 1 to min(MT, NT ) do if k > nextMT then proot + +; nextM T + = MT loc ; end if /* PLASMA-like factorization in each domain */ for p = proot to P − 1 do
A p,ibeg,j , A p,i,j ) end for end for end for /* Merge */ for m = 1 to ceil(log 2 (P − proot)) do p1 = proot ; p2 = p1 + 2 m−1 while p2 < P do
,j , A p2,i2,j ) end for p1+ = 2 m ; p2+ = 2 m end while end for end for We call the overall algorithm Semi-Parallel because the degree of parallelism of the panel factorization depends on the number of domains used. For instance, on a 32 core machine, let us assume that a matrix split in 8 domains. Even if each domain is itself performed in parallel (with a PLASMA-like factorization), then 8 cores (maximum) may simultaneously factorize a given panel (one per domain). The main difference against Algorithm 1 is that Algorithm 1 is optimized for cache reuse [4] (data is loaded into cache a limited number of times) whereas our new algorithm (SP-CAQR) provides more parallelism by processing a panel in parallel. The expected gain will thus be a trade off between increased degree of parallelism and efficient cache usage.
Assuming that a matrix A is composed of MT tiles in row and NT tiles in column, SP-CAQR corresponds to Algorithm 3. The PLASMA-like factorization occurring within each domain p is interleaved with the merge operations for each panel k. We note MT loc the number of tiles per column within a domain (assumed constant) and proot the index of the domain containing the diagonal block of the current panel k. The PLASMA-like factorization occurring in a domain is similar to Algorithm 1 except that the reference tile in domain p is not always the diagonal block of the domain (as already noticed in Figure 5 ). Indeed, if the diagonal block of the current panel k is part of domain proot (p == proot), then the reference tile is the diagonal one (ibeg = k − proot × MT loc ). Otherwise (i.e., p = proot), the tile of the first block-row of the panel is systematically used as a reference (ibeg = 0) to annihilate the subsequent tiles located below, within the same domain. The index of the block-row merged is then affected accordingly (i1 = k − proot × MT loc when p1 == proot). In the following section, we will discuss frameworks for exploiting this exposed parallelism.
IV. PARALLEL SCHEDULING
This section explains how the DAG induced by SP-CAQR can be efficiently scheduled on a multicore machine. Two schedulers approaches are discussed: a static approach where the scheduling is predetermined (exactly the one implemented in PLASMA) and a dynamic approach where decisions are made at runtime.
A. Static scheduling
Developed initially on the IBM Cell processor [16] , the static scheduling implemented in PLASMA uses POSIX threads and naive synchronization mechanisms. Figure 6 shows the step-by-step scheduling execution with 8 threads on a square tile matrix (MT = NT = 5). In this particular figure, the work is distributed by columns of tiles and there are five panel factorization steps and each of those steps is performed sequentially. It implements a right-looking QR factorization and the steps of the factorization are pipelined. The cores are mapped on a one dimensional partitioning. The mapping to the tasks is executed before the actual numerical factorization based on a look-ahead of varying depth. The look-ahead strategy greedily maps the cores that might run out of work to the different block column operations. This static approach is well adapted to schedule Algorithm 1 and achieves high performance [4] thanks to an efficient cache reuse [17] . This static scheduling could be Figure 6 . Work assignment in the static pipeline implementation of the tile QR factorization.
extended to SP-CAQR algorithm since SP-CAQR performs a PLASMA-like factorization on each domain. However, this would raise load balancing issues difficult to address with a hand-written code 2 . Another solution consists in using a dynamic scheduler where the tasks are scheduled as soon as their dependencies are satisfied and that prevents cores from stalling.
B. Dynamic scheduling
We decided to present experimental results obtained with a well established and robust dynamic scheduler, SMP Superscalar (SMPSs) [2] . SMPSs is a parallel programming framework developed at the Barcelona Supercomputer Center (Centro Nacional de Supercomputación). SMPSs is a dynamic scheduler implementation that addresses the automatic exploitation of the functional parallelism of a sequential program in multicore and symmetric multiprocessor environments.
SMPSs allows programmers to write sequential applications, and the framework is able to exploit the existing concurrency and to use the different processors by means of an automatic parallelization at execution time. As in OpenMP, a programmer is responsible for identifying parallel tasks, which have to be side-effect-free (atomic) functions. However, he is not responsible for exposing the structure of the task graph. The task graph is built automatically, based on the information of task parameters and their directionality.
Based on the annotations in the source code, a source to source compiler generates the necessary code and a runtime library exploits the existing parallelism by building at runtime a task dependency graph. The runtime takes care of scheduling the tasks and handling the associated data.
Regarding its implementation, it follows the same approach as described in [17] in order to get the best performance by drastically improving the scheduling. However, SMPSs is not able to recognize accesses to triangular regions of a tile. For example, if only the lower triangular region is accessed during a particular task, SMPSs will still create a dependency on the whole tile and therefore prevent the scheduling of any subsequent tasks that only use the strict upper triangular region of the same tile. To bypass this bottleneck, we force the scheduler to drop some dependencies by shifting the starting pointer address of the tile back and forth. In the next section, experimental results of our SP-CAQR algorithm with SMPSs are presented.
V. EXPERIMENTAL RESULTS

A. Experimental environment
The experiments were conducted on a quad-socket, quadcore machine based on an Intel Xeon EMT64 E7340 processor operating at 2.39 GHz. The theoretical peak is equal to 9.6 Gflop/s/ per core or 153.2 Gflop/s for the whole node, composed of 16 cores. There are two levels of cache. The level-1 cache, local to the core, is divided into 32 kB of instruction cache and 32 kB of data cache. Each quad-core processor being actually composed of two dual-core Core2 architectures, the level-2 cache has 2 × 4 MB per socket (each dual-core shares 4 MB). The machine is running Linux 2.6.25 and provides Intel Compilers 11.0 together with the MKL 10.1 vendor library [1] .
The test matrices were generated by calling DLARNV function from LAPACK. Their values thus follow a pseudorandom uniform distribution. However, since we use the same routine with a consistent seed state, for a given size, all the applications use the same matrix in entry.
The performance of the Tile QR factorization strongly depends on two tunable parameters: the tile size (NB) and the inner blocking sizes (IB) [4] . The tile size trades off parallelization granularity and scheduling flexibility with single core utilization, while the inner block size trades off memory load with extra-flops due to updating factorization techniques [12] . The optimal tile size (NB) and inner blocking size (IB) vary in function of the matrix dimensions (m, n) as discussed in [4] . However, to have a more consistent set of results, we decided to use constant values: NB = 200 and IB = 40. Those values were empirically chosen to maximize the asymptotic performance, the impact of the (NB,IB) on SP-CAQR performance being out-of-the scope of the paper.
We recall that SP-CAQR depends on the number P of domains used, and we note SP-P an instance of SP-CAQR with P domains. If P = 1, it corresponds to a PLASMA-like factorization (but SP-1 relies on SMPSs whereas PLASMA implements a static scheduler). As discussed in Section IV, our SP-CAQR algorithm is scheduled with SMPSs dynamic scheduler.
In this section, we essentially present experiments on TS matrices (where the higher improvements are expected), but we also consider general and square matrices. A comparison against state of the art linear algebra packages (LAPACK, ScaLAPACK, PLASMA) and the vendor library MKL 10.1 concludes the section. All the packages have been linked against the BLAS from Intel MKL.
When we report the Gflop/s rate, we consistently use the number of floating point operations that a standard algorithm would perform. All performance results reported in the paper (SP-CAQR, PLASMA, ScaLAPACK, MKL, LAPACK) are indeed computed using the same algorithmic complexity formula: 2.m.n 2 − 2.n 2 /3 flops. The actual number of floating point operations depends on the algorithm. For instance, SP-CAQR and MKL perform a different number of operations. Furthermore, that number depends on the tile size (NB), the internal blocking size (IB), and the number of domains (P). Indeed, SP-CAQR trades flops for communications. Figure 7 shows the performance obtained on matrices of only two tiles per row, using 16 cores. The plot is underscaled (the actual theoretical peak performance is 153.2 Gflop/s. The number of tiles per column MT has to be greater than or equal to the number of domains P ; for instance, SP-16 can only be executed on matrices of at least M = 16 * 200 = 3200 rows, since a tile is itself of order 200. The overall limited performance (at best 12% of the theoretical peak of the machine) shows the difficulty to achieve high performance on TS matrices. This is mainly due to the Level-2 BLAS operations which dominate the panel factorization kernels.
B. Tall and Skinny matrices
If the matrix is tall enough, SP-CAQR (if the number of domains is large too) is up to more than 3 times faster than the (PLASMA-like) Tile QR algorithm (SP-1). With such TS matrices, the greater the number of domains, the higher the performance. In particular, For instance SP-32 is optimum on a 6400 by 400 matrix. Figure 8 shows the performance of matrices with 32 tiles per column on execution using 16 cores. The improvement brought by SP-CAQR is again strong for TS matrices (SP-16 is twice as fast as SP-1 when N = 800). However, when the shape of the matrix tends to be square (right part of the graph), PLASMA-like algorithm (SP-1) becomes relatively more and more efficient. It is the fastest execution in the case of the factorization of a square matrix (6400 by 6400). The reason is that, for such large square matrices, the lack of parallelism within the panels is mostly hidden by the other opportunities of parallelism (see Section II-B) and is thus completely balanced by the very good cache usage of PLASMA-like factorizations.
C. Square matrices
Figures 9 and 10 show the performance obtained on square matrices using 8 and 16 cores, respectively. They confirm that the lack of parallelism of PLASMA-like algorithm (SP-1) on small matrices leads to a limited performance and are outperformed by SP-CAQR (SP-P , P > 1). On the other hand, PLASMA-like factorization becomes the most efficient approach for matrices of order greater than 3200. Note that the number of tiles per column MT has to be greater than or equal to the number of domains P ; for instance, SP-16 can only be executed on matrices of order at least equal to M = 16 * 200 = 3200 rows, since a tile is itself of order 200.
D. Comparison with state-of-the-art libraries
In Figure 11 , we compare our new approach, SP-CAQR against PLASMA, ScaLAPACK, LAPACK and MKL for a TS matrix of size 51200 × 3200. SP-CAQR is 27% faster than PLASMA, if the matrix is split in 16 domains (SP-16). Furthermore, for this matrix shape, SP-CAQR is slightly faster when scheduled dynamically (SP-1) than statically (PLASMA) with a ratio of 79 Gflop/s against 75 Gflop/s. The performance of SP-CAQR depends on the number of domains. In this case, the most significant performance variation (21%) is obtained between 2 and 4 domains. Figure 12 shows the performance on 16 cores of the QR factorization of a matrix where the number of rows is fixed Figure 9 . Performance on square matrices using 8 cores. to 51200 and the number of columns varies. For TS matrix of size 51200 by 200, our approach for computing the QR factorization is almost 10 times faster than the Tile QR factorization of PLASMA and around 9 times than MKL (exactly 9.54 and 8.77 as reported in Table III ). This result is essentially due to the higher degree of parallelism brought by the parallelization of the panel factorization. It is interesting to notice that the ratio is of order of magnitude of the number of cores, 16, which is clearly an upper bound. LAPACK is around 30 times slower than our approach, while ScaLA-PACK is only 3 times slower. By increasing the number of tiles in a column of the matrix, the ratio is less important, however, SP-CAQR is still faster by far compared to stateof-the-art linear algebra packages. PLASMA is performing better and tends to reach the performance of SP-CAQR when the number of tiles in the column are increased. For instance, PLASMA is only 1.27 times slower for matrix size of 51200 by 3200. Regarding the other libraries, the ratio compared to ScaLAPACK is still at 3, while SP-CAQR is more than 4 times and 11 times faster than MKL and LAPACK respectively.
VI. CONCLUSIONS AND FUTURE WORK
By combining two existing algorithms (Tile QR factorization from PLASMA and CAQR approach), we have proposed a new fully asynchronous and numerically stable QR factorization scheme for shared-memory multicore architectures. We have shown a significant performance improvement (up to almost 10 times faster against previous established linear algebra libraries). If we have experimentally assessed the impact of the number of domains on performance, we have considered however fixed values for the two other tunable parameters (a tile size NB of 200 and inner blocking size IB of 40). We expect to achieve an even better performance by tuning those parameters together with the number of domains. In particular, we plan to develop autotuning techniques to achieve an optimum performance. The experiments presented in this paper have been conducted with a well established dynamic scheduler, SMPSs. However, we have also plugged SP-CAQR with PLASMA's experimental dynamic scheduler [15] , making it possible to release SP-CAQR as part of PLASMA library. We plan to do so when the dynamic scheduler will be in a more advanced stage of development.
SP-CAQR also represents a natural building block for extending PLASMA library to distributed-memory environments. We will indeed benefit from the low amount of communication induced by communication-avoiding algorithms. Furthermore, we plan to investigate the extension of this work to the LU factorization where numerical stability issues are more complex [13] .
